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ABSTRACT
The LEON 3FT Controller Board (LCB) is part of a NASA experiment and designed to provide control and
monitoring capability of up to four commercial high performance DSP processor cards. The experiment is part of
the Materials on the International Space Station Experiment (MISSE) program and is set to launch on the Space
Shuttle in the November 2009 timeframe. The primary goal of this experiment is to assess in a space environment
the effectiveness of radiation mitigation strategies on a commercial DSP processor.
At the heart of the LCB is the LEON 3FT microprocessor. The processor is the brains of the entire system,
controlling which board gets powered on, as well as monitoring analog channels and watchdogs from each DSP
board. These processes are facilitated by the use of a UT6325 RadTol Eclipse FPGA and a set of registers. The
registers are memory mapped into the I/O space of the LEON 3FT. Memory resources on the LCB are in the form
of 4MB of EDAC protected SRAM as well as 4MB of NVRAM. An RS-485 interface is used for ground
communication and can also be used for software uploads. The power circuits include an autonomous over-current
trip that is asserted when a DSP board exceeds the 2 amp load.
Communication between the LCB and the DSP cards is achieved by the implementation of an 8-bit address/data bus
and board select signals to indicate which of the four cards the LCB is accessing. Again, the LEON 3FT uses an
FPGA register to initiate these transactions. An LVDS serial interface is also provided, though it is not being used
for the current MISSE mission.
The rapid development from concept to flight delivery of the LCB posed some interesting and challenging
requirements on the design team participants. The author will outline in more detail these challenges, as well as
greater detail on the functionality and performance of the LCB.
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INTRODUCTION
The MISSE Program
The Materials International Space Station Experiment
(MISSE) campaign is intended to characterize the
performance, stability, and long-term survivability of
materials considered for use by NASA, the Department
of Defense, and commercial companies when subjected
to the effects of the space environment. The materials
are deployed to the exterior of the International Space
Station (ISS) for periods of approximately two years
(Figure 1).
Figure 2: MISSE7 High Performance DSP
Experiment Architecture
INITIAL DISCUSSIONS AND CONCEPT
LCB Introduction
The LCB is intended to perform control and monitor
functions of up to four commercial DSP boards.
Included in the functionality of the design is 5V power
control, A to D conversion, clocking, and data transfers
to/from the DSP boards as well as to/from the ground
system. Since the four connected experiments are
composed of commercial parts and will be prone to
errors in the form of upsets, the design of the LCB is to
be flight level. However, due to the very short time
frame for delivery, the board is not to be tested to flight
levels. Therefore no thermal, shock or vibration testing
is to be performed on the LCB board.
All
environmental tests will be handled at the unit level,
post delivery. To avoid confusion, this paper focuses
on the design and development of the LCB and not on
the commercial DSP boards. For the purposes of this
document the designers of the commercial DSP boards
will be referred to as the experiment design team.

Figure 1: MISSE7 on the ISS
NASA Fact Sheet FS-2001-07-65-LaRC, July 2001s

MISSE7
The latest in the MISSE campaign is MISSE7, which is
scheduled to launch in the fall of 2009 and builds upon
the capabilities developed during previous experiments.
It adds active payloads and provides each principal
investigator with the ability to remotely command and
monitor the experiments from personal computers.

Design Concept
The preliminary schedule for delivery of the LCB gave
the team approximately six months to design, build, and
test the flight unit. Two EM units were scheduled to be
delivered in five months and were intended to provide
the application software design team a platform for
testing their code. Even under the most ideal of
circumstances, an aggressive schedule such as this put a
significant constraint on the design team.
The
challenge is further complicated by the fact that no
specification for the LCB was provided. The design
had to commence with only Figure 3 and some initial
discussions with the designers of the DSP boards as a
starting point.

One of the MISSE7 experiments intends to validate and
verify ground-based tests that have investigated the
radiation susceptibilities of a high-performance, lowpower multicore digital signal processor being
considered for computationally-intensive spaceflight
applications. It will also validate and verify the
effectiveness of strategies that have been derived to
mitigate the susceptibilities.
A robust experiment requires a platform that is largely
immune to space environmental effects, can implement
a reliable interface to the MISSE7 controller and
execute experiment command and data processing
functions (Figure 2). The Aeroflex LEON3-based
controller board (LCB) provides this capability.
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Program Management also brought together the
expertise required to complete all of the tasks from
FPGA design, schematic entry, board layout, power and
of course software.
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Numerous aspects of the design process needed to be
considered in order to keep the development moving
forward.
Principal among these were program
management, communication between the two design
teams and device availability. The following sections
outline these and other important process
considerations.
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Figure 3: Instrument Concept

As with any development program, careful time
management is essential to the project’s ultimate
success. Given the short schedule for the LCB, this fact
was even more applicable. The team needed to identify
and manage all tasks with nearly daily updates required
as to status. Fortunately the primary team members
were all located in close proximity to each other and
this proved very advantageous. Team members could
for the most part turn around and discuss with each
other design ideas or details of design approaches. The
program manager was kept up to date as to the status of
the project so that potential schedule impacting issues
could be identified early and mitigated.

The diagram above outlines in general terms the
functions and interfaces within the entire system and
shows the LCB as well as all four of the attached DSP
boards. In the original concept there was to be a
separate module that would provide 2A of 5V power to
each experiment. Later, it was decided to combine the
power and the digital into one PWB and this is what
eventually became the LCB. One additional piece of
information came in the form of a specification defining
the RS-485 communication from the ELC to the LCB.
Spec development
From the initial discussions and design conceptual
drawing, the team went to work on a preliminary
specification and block diagram of the board
functionality. The drawing in Figure 4 shows the
original diagram with most of the key functional blocks
identified including the LEON 3FT and the FPGA.
However, many of the smaller blocks including the
power switching and the A to D conversion were TBD,
and much worked needed to be done to identify
components that would meet the radiation and other
flight requirements.
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Another primary consideration when deciding on a
design approach is parts availability. Flight designs
require
devices
with
specific
performance
characteristics and are targeted to meet the program
requirements. These types of devices are often quite
specialized and typically have very long lead times for
delivery. The team went through and investigated what
devices would work for a given application and then
determined whether the device availability would meet
the demanding schedule. For the most part, availability
meant were the devices in stock and available either at
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The MISSE-7 experiment essentially consisted of two
board designs; these were the LCB, and the DSP board
that was to be designed by the off site experiment
design team. Since the two designs were to interface
directly with each other, open communication between
the two teams was necessary throughout the process.
Therefore, the parties involved set up an average of
nearly two tele-cons per week. In between the tele-cons
were numerous e-mails and even some direct phone
calls that succeeded in helping to quickly solidify the
design approach and move the program forward at a
satisfactory pace.
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Figure 4: Initial LCB Block Diagram
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layout resources were also evaluated and made ready
for when the schematic was near completion. Given the
time frame, and with an eye on the issue of complexity
vs risk, it was understood that the functionality needed
to be kept as straightforward and simple as possible.

NASA or Aeroflex Colorado Springs. Fortunately,
many of the key devices in the design were
manufactured by Aeroflex and were readily available
for use on the board.
Environmental Performance
Each device chosen for the LCB needed to be evaluated
for environmental performance. This is because the
LCB needs to be the reliable unit within the system.
For some of the non-critical devices a total dose
requirement, if met, was enough to allow it on the
board. The main idea was that as long as the central
control of the board was in the hands of devices with
very good environmental reliability, then peripheral
upset issues could be managed. In the case of the LCB
design, the LEON 3FT, FPGA, memory and clock
management devices were all shown to have excellent
environmental reliability performance.

Memory and Memory Map

Complexity vs Schedule and Risk

The EDAC mechanism on the Monolithic SRAM has
an input “Scrub” signal that is used to trigger when the
EDAC is performed. The control of the scrub function
is contained within the FPGA and the logic has the
scrub programmed to occur every 6.6usec and when a
LEON 3FT I/O access occurs. This was believed by the
team to be the simplest way to perform the scrub
process. Since the FPGA has its registers memory
mapped into the I/O space of the LEON 3FT, the
software developers needed to put some I/O accesses in
their code at approximately 6.6usec intervals.

For memory resources, the LCB uses 4MB of the
UT8ER512K32 Monolithic SRAM with on chip Error
Detection and Correction (EDAC) The board was also
to include 4MB of available NVMEM.
These
memories were mapped into the RAM space and the
ROM space respectively of the LEON 3FT processor.
The FPGA on the LCB was mapped into the I/O
memory space of the LEON 3FT. Since the LEON 3FT
is Fault Tolerant, memory for the EDAC bits within the
LEON 3FT was also provided in the form of two
UT8R512K8 SRAM devices.

As with any electronic development project, the desire
is to incorporate as much functionality and as many
features as possible. Of course there is a cost associated
with any additional design effort and it typically comes
in the form of schedule and risk. The impact on
schedule occurs because it takes time to design in new
features. The risk is increased because adding features
suggests there is more in the design that can go wrong.
Therefore any added feature or functionality needs to be
adequately verified. Verification takes additional time
and so the schedule impact is further increased. What
all of this discussion is leading to is the idea that a
simpler design is typically easier and therefore faster to
complete.

Register Based Approach
It was decided early that a simple FPGA register based
approach would meet most of the needs of the system
and would be easy to design from an RTL perspective.
These registers which are memory mapped into the I/O
memory space of the LEON 3FT contain everything
needed to control the four connected boards. For
example, Figure 5 shows the 8 least significant bits of
one register used to turn on the power of each
experiment and also indicates to the LEON 3FT that an
Over Current (OC) has occurred.

There are also instances where a more complex design
approach will reduce some forms of risk. This was
evident in one area of the LCB design and it is where a
tradeoff occurred. The tradeoff was in the protocol for
data transfers between the LCB and the four
experiments. The original design approach was a bit
more complicated though most would consider it more
reliable than what was finally settled upon by the
experiment designers. The details of this tradeoff can
be found in the “Experiment Communication” section
of this document.
DETAILED DESIGN DEVELOPMENT
Once the initial evaluation of parts availability and
design requirements were complete, the team was ready
to begin the detailed design approach. One engineer
focused on the schematic design while another worked
on the RTL for the FPGA. People responsible for the
software API began looking at the memory map and
other interfaces of the LEON 3FT processor. Board
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occurring that would take down communication to all
of the DSP boards. The final reason for using an LVDS
interface was the Aeroflex design team had existing
Verilog RTL for the FPGA that could implement the
UART with no additional coding required. The UART
code was provided to the team building the DSP boards
and they would only need to instantiate FIFO’s within
their interface FPGA. This may have been one reason
the experiment design team did not want to implement
the LVDS approach. FIFOs can be tricky to design and
analyze from a timing perspective and even well
established approaches can sometimes exhibit undesired
behavior when taken to hardware. In the end, the
experiment design team decided to opt for a simple 8
bit Addr/Data bus with a few control signals to select
read, write and to select which board to target for the
data transfer. Figure 7 is a high level representation of
the data flow to and from the DSP boards.

Other FPGA registers are used for A to D conversion
values, watchdog signals, clock configuration and data
transfers between the LCB and the DSP boards.
RS-485 Interface
Communication to the LCB from the ground station is
provided using the LEON 3FT on chip UART and an
RS-485 driver/receiver interface.
As mentioned
previously, a specification of this interface was
provided to the design team and included an active low
enable signal from the ELC interface to prevent the
LCB from accessing the RS-485 bus without
permission. This is necessary since the bus is in a
multi-drop configuration. In addition, because the RS485 bus is 5V signaling a level translator was used to
manage the signals to/from the 3.3V devices and the 5V
devices. Figure 6 is a diagram of the RS-485 interface.

Figure 6: RS-485 Interface

Figure 7: Experiment Communications
The Addr/Data interface was smaller and easier to
implement for the experiment design team though it
added some risk. Since the Addr/Data bus is shared by
all four experiments there could be the case where a
failure disabled the bus. The failure as described would
subsequently render the entire data path to all DSP
boards inoperable.

Experiment Data Transfers
As was previously mentioned in the Complexity vs
Risk section above, there was a tradeoff that occurred in
the design of the data transfer protocol between the
LCB and the DSP boards. Looking closely at the
system diagram in Figure 4, the reader will see a Low
Voltage Differential Signaling (LVDS) interface for the
data transfer function. This was the original approach
developed by the Aeroflex design team and was chosen
for a number reasons. First and foremost is the data
path for these signals is quite long for single ended
signals. In addition, these signals will travel through
multiple connectors and a back plane circuit board
before reaching the DSP boards. Differential signaling
is usually preferred under the described conditions.
Also, LVDS uses a 3.5mA current source driver and is
very tolerant of fault conditions. For example, if an
LVDS driver experiences a short on the positive and
negative differential outputs, the current will be limited
to 3.5mA and the result is merely that the driver will
stop functioning. The rest of the system is left to
operate normally because there is no high current in the
failed driver. This is typically the case even when the
fault is on a driver within a multi-driver device. This
was an important detail to consider for a space flight
design. Since there were four boards connected to the
LCB, the team did not want to run the risk of a fault

Stratton
Sam
Stratton

Data Transfer Protocol
The Addr/Data transaction is initiated when the LEON
3FT performs a memory mapped I/O write to the
address shown in Figure 8.

Figure 8: Register For Board Communication
LEON 3FT Addr = 0x20003000
This action by the LEON 3FT will cause the FPGA to
implement the Addr/Data protocol that will transfer one
byte of data to or from one of the DSP boards. For read
transfers, the LEON 3FT does a write to the appropriate
address with the RD/WR signal “High” and then a
5
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subsequent read from the same address to retrieve the
data. Figure 9 is a timing diagram representation of a
write transaction to one of the DSP boards.

A to D Conversion
The LCB provides four channels of A to D conversion
for each of the experiments for a total of 16 channels.
An analog mux is used to select which of the channels
is being sampled with the output of the mux connected
to a serial A to D converter that the FPGA reads. Using
the 20MHz supplied clock signal to the FPGA, each of
the analog channels gets updated 6,345 times per
second. The read data is stored in a set of registers that
the LEON 3FT can read through the Memory mapped
I/O space. Refer to Figure 11 for a diagram of this
circuit.

Figure 9: Write From LCB to Experiment
Notice that the board select is a one hot implementation
and the RD/WR signal is not shown in the diagram for
this example. A write transaction will have the RD/WR
signal low the entire transaction while a read will have
the signal high for the entire transaction.
Table 1 shows all of the signals required by the protocol
and their respective functions. These signals are either
driven by the FPGA, or one of the DSP boards in the
case of data that gets read by the LCB.

Figure 11: A to D Conversion
This part of the design was quite easy to implement in
the FPGA and the logic required for the functionality
was very small.

Table 1: Experiment Communication Signals
Signal Name
ADDR_DA_0
ADDR_DA_1
ADDR_DA_2
ADDR_DA_3
ADDR_DA_4
ADDR_DA_5
ADDR_DA_6
ADDR_DA_7
A/D
RD/WR
BRD_SEL_1
BRD_SEL_2
BRD_SEL_3
BRD_SEL_4
Strobe

Description
Address Data bit 0
Address Data bit 1
Address Data bit 2
Address Data bit 3
Address Data bit 4
Address Data bit 5
Address Data bit 6
Address Data bit 7
Address Data control signal. Active High for
Address.
Read Write control Signal. Active Low for
Write.
Set this bit high to select Exp board 1
Set this bit high to select Exp board 2
Set this bit high to select Exp board 3
Set this bit high to select Exp board 4
Strobe control signal. Active Low signal sent to
latch in address and then data

5V Experiment Power Interface
The LCB receives 5V power externally through a DB-9
connector. Discussions with the experiment designers
led to the power switch circuit approach that would
provide 5V at a maximum of 2A to each of the four
experiments. It was also decided that the power off
switching should be autonomous in the event of an over
current (OC) condition. The OC trip was determined to
be set at greater than 2A. The final design had the
LEON 3FT setting register bits inside the FPGA that
correspond to individual 5V power on signals to each of
the four power switch circuits. Figure 12 is a functional
representation of the circuit.

Clock Management
The LCB is responsible for providing each of the four
connected experiments a clock signal. Aeroflex Clock
Solutions are used to implement this function. There
are also a set of FPGA registers that the LEON 3FT can
change to modify the clock frequency to each of the
four DSP boards.
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Figure 12: Power Switch Circuit

6

22nd Annual AIAA/USU
Conference on Small Satellites

implementing a cPCI protocol. It is merely using a
readily available connector.

FPGA Development
For the most part the FPGA on the LCB was very
straight forward to complete. One of the more
interesting aspects of the design was the way the DSP
Power On/Off and OC trip circuits would function.
Since the circuit providing the power and the OC is
essentially an analogue design, it needs to be treated
differently by the FPGA than if the signal were coming
from say a processor or a memory for example. First of
all, the OC Trip signal is asynchronous to the FPGA
clock so a re-sync circuit needed to be included. This is
typically 2 or three flip-flops in series and a designer
can even vote these signals if desired. That way there is
no risk of areas within the FPGA logic seeing a trip
while another part of the logic does not. The other
consideration is power on in-rush current. When an
experiment gets its 5V power turned on, all of its
capacitors are at 0V which is usually referred to as an
instantaneous short to the LCB. During initial turn on
the current may be higher than the 2A limit
requirement. If the OC signal is left alone within the
FPGA, the user runs the risk that the in-rush condition
would trip the OC and turn off the 5V to the board
before it ever had time to power up. This condition
requires the LCB FPGA to wait a certain amount of
time before sampling the OC trip signal. This wait time
will allow the current to the DSP board to stabilize after
the in-rush occurred. The original wait time was set at
1ms with the understanding that during initial hardware
checkout the value could be modified if necessary.

Figure 13: Unit Configuration
BOARD TESTING AND DEBUG
Modifications
The boards were assembled by Aeroflex Colorado
Springs Circuit Card Assembly (CCA). This made
monitoring and assessing the progress of manufacture
much easier than if the boards had been assembled off
site. The first two boards built were considered EM
units. One of these was provided to the experiment
design team and the other went to people at NASA.
The only difference between the flight unit and the EMs
is the Ems had a socket for the FPGA while the flight
used a Ceramic Column Grid Array (CCGA) package.
The socket on the EM was used in the event
modifications to the RTL were required. A number of
just such issues were identified.
One of the
requirements for the system was that a LEON 3FT
Watchdog would reset the LEON 3FT.
During
checkout, it was decided that a register bit should be
used to enable/disable the function since certain LEON
3FT verification programs used the Watchdog when
they ran. The scrub circuit was modified as well with
an enable/disable bit in a register. It was also decided
to lengthen the amount of time the FPGA waits to
sample the OC Trip. Even though 1ms was adequate,
the team decided to change it to 2ms for added margin.
A number of other minor FPGA changes were
implemented as well after the first EM was built.

SOFTWARE DEVELPMENT
The software for the LCB was handled in two pieces.
First an Application Programming Interface (API) was
created by the LCB design team and included all of the
basic functions required to exercise the LCB. This
“API” was given to the experiment design team to build
their flight application. To complete the checkout of
the board before delivery the LCB team developed
enough software to verify the board was built correctly
and all of the devices on the board were functioning as
they should.
Connectors and Unit Architecture
The LCB team decided to use a single cPCI J3
connector to serve as the interconnect between the LCB
and the DSP boards. Signals on the 95 pin connector
were allocated for all of the experiments. Among these
are clock signals, 5V power, watchdog signals, A to D
conversion and data transfer signals. A custom back
plane was designed by the experiment designers with a
P3 connector for each of the boards to be supported by
the LCB. Figure 13 is a top level view of how the unit
is interconnected with the LCB in the middle of the
custom backplane.
Note that the LCB is not
Sam
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Board Issues
As is usual in most development projects, the initial
board that was built had a few problems; the primary
one being the design of the power switching circuits to
the DSP boards.
These circuits needed some
modifications to make the operation more stable. A
new approach was developed and the EM was reworked. Testing of the board was successful and the
board was ready to ship.
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Figure 14: LCB EM Board
Figure 14: Experiment Unit
M. Johnson/NASA Photo

Schedule relief
Fortunately for the experiment team, it was learned
towards the end of the six month schedule that there
was to be some schedule relief and it ultimately
provided an additional 1½ months of time to deliver the
flight unit. Even though the team was assured by the
Aeroflex CCA group that the re-worked LCB board
was flight worthy, the team decided there was enough
time to re-spin the board and give the experiment
design team a clean PWB for flight. When the second
version of the LCB was received and populated all
circuits performed as expected and the team was ready
for delivery.

Conclusions and Program Assessment
Any rapid development project requires careful
management of the program to ensure tasks are being
completed satisfactorily and on time. In addition,
device availability needs to be evaluated early on in the
process so that design approaches can begin quickly.
For space flight programs, flight qualified devices
typically have very long lead times with some even up
to a year before delivery. Ironically, it is usually not the
large ASICs that are the culprits with regard to lead
times. More often than not it is the smaller parts, such
as discrete transistors and diodes with the most
potential to impact schedule. Regardless of which
devices are the scarcest, a careful assessment of
available parts needs to be among the first issues
addressed when considering any type of rapid
development. Another critical aspect when doing
something fairly complex is assessing the scope of the
effort. A careful review of the tasks required and how
difficult they will be to complete is important in order
to understand whether the program even has a
reasonable chance of success. In the case of the LCB,
the functionality was fairly straight forward. The
addition of the power circuits could have been
problematic but the team was successful at managing
that part of the design as well.

SYSTEM LEVEL TESTING
All system level tests were handled by the team that
designed the DSP boards and people at NASA. The
LCB team was kept informed of all test results and
helped debug issues with the testing as they arose via
tele-cons and e-mails. As of flight delivery, no
functional or manufacturing issues have been identified
related to the LCB board. During integration, a few
interface issues were identified with the DSP boards
with none being show stoppers.
System Mechanical Design
All mechanical support for the unit was handled by the
experiment design team. The final unit appears in
Figure 14.

The use of a 20Mhz clock on all of the devices was also
helpful. At this frequency there was excellent margin
in all of the devices on the board. Using a faster clock
rate could have had a serious impact because more
analysis would have had to be performed to show
reliable operation over temperature etc. The additional
analysis would have impacted the schedule.
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Finally, it is significant that nearly the entire design and
manufacture of the board was performed within one
organization and in a single facility. This fact gave the
team the ability to manage the program from start to
finish much easier than if activities had been occurring
in separate locations. The only exception was the board
fabrication which was not, and usually isn’t a critical
issue. The Aeroflex CCA group has multiple sources of
qualified board fab houses and most if not all have
modest expedite fees that can be used if the PWB is
needed quickly.
MISSE-7 STATUS
As of this writing the experiment containing the LCB
and the four DSP boards had successfully completed
software development and vibration testing. The next
step in the process is Thermal Vac which should be
completed by 6/12/09. A status update will be given
during the SmallSat session.

Figure 15:
NASA Image: STS105-346-007 Astronaut Patrick G. Forrester, during the second
STS-105 extravehicular activity, prepares to work
with the Materials International Space Station
Experiment 1 and 2(MISSE-1 and 2). The
experiment was installed on the outside of the Quest
Airlock during the first extravehicular activity
(EVA) of the STS-105 mission. MISSE will collect
information on how different materials weather in
the environment of space.
SUCCESS OR FAILURE?
Ultimately, the success of the experiment will be
determined when the 2 year mission is complete and
valuable data has been retrieved. Regardless of the
final outcome however, the LCB design team will
certainly consider the LCB development an
achievement worthy of labeling successful. The team
delivered on time a controller board that met all of the
requirements and in turn enabled the final mechanical
design and system integration to proceed as planned.
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